Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous clock regenerator for binary serial data signals

Synchronous clock regenerator for binary serial data signals

US Patent 4415984 · Granted Nov 15, 1983

Estimated economic value: $5,988,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessor computer having configurable hardware system domains2010
Method and apparatus for updating serial devices2008
Method and apparatus for abandoning an interrupted task2007
Error recovery2006
System domain targeted, configurable interconnection2005
Dynamically reconfigurable interconnection2005
Diagnostic cage for testing redundant system controllers2004
Cage for dynamic attach testing of I/O boards2003
Diagnostic cage for testing redundant system controllers2002
Multiprocessor computer having configurable hardware system domains1999
Peripheral memory interface controller as a cache for a large data processing sy1995
Load sharing system for computer network protocols1995