Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock failure monitor circuit employing counter pair to indicate clock failure within two pulses

Clock failure monitor circuit employing counter pair to indicate clock failure within two pulses

US Patent 4374361 · Granted Feb 15, 1983

Estimated economic value: $3,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power supplies with testable current limiters, and methods of operating same2015
Master-slave microprocessor control circuit1986
Microprocessor bus interchange circuit1984
Microprocessor control circuit1983
Pulse failure monitor circuit employing selectable frequency reference clock and1983