Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for generating a plurality of different addresses for a working memory of a microcontroller during execution of certain instructions

System for generating a plurality of different addresses for a working memory of a microcontroller during execution of certain instructions

US Patent 4339796 · Granted Jul 13, 1982

Estimated economic value: $14,204,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Acoustic barrier2013
Media streamer with control node enabling same isochronous streams to appear sim1997
Video optimized media streamer having communication nodes received digital data 1997
System for selectively addressing nested link return addresses in a microcontrol1982
System for selectively addressing nested link return addresses in a microcontrol1982
Microcontroller for controlling byte transfers between two external interfaces1982
Microcontroller for controlling byte transfers between two external interfaces1982
Microcontroller with auxiliary register for duplicating storage of data in one m1982
Microcontroller with auxiliary register for duplicating storage of data in one m1982
Microinstruction storage units employing partial address generators1981
Microinstruction storage units employing partial address generators1981