Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of laying out an integrated circuit with specific alignment of the collector contact with the emitter region

Method of laying out an integrated circuit with specific alignment of the collector contact with the emitter region

US Patent 4272882 · Granted Jun 16, 1981

Estimated economic value: $1,488,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of edge doping SOI islands1991
Patterned metallization for integrated circuits1987
Method of making a multi-level metallization structure for semiconductor device1985
Local oxidation of silicon substrate using LPCVD silicon nitride1984
Method for determining silicon content in layers of aluminum and silicon1981
Method of chemically vapor-depositing a low-stress glass layer1980