Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing solid-state devices in which planar dimensional distortion is reduced

US Patent 4256829 · Granted Mar 17, 1981

Estimated economic value: $898,000

Assignee

Inventors

View full patent text on Google Patents →