Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction set modifier register

Instruction set modifier register

US Patent 4236204 · Granted Nov 25, 1980

Estimated economic value: $3,047,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit timer with multiple channels and dedicated service processor1993
Dedicated service processor with inter-channel communication features1992
Queued serial peripheral interface for use in a data processing system1990
Timer channel for use in a multiple channel timer system1990
Timer channel with multiple timer reference features1990
Integrated circuit timer with multiple channels and dedicated service processor1990
Method and apparatus for selectively delaying an interrupt of a coprocessor1988
Data and clock recovery system having a phase-locked-loop and which controls dyn1982
Microcomputer with logic for selectively disabling serial communications1982
NRZ/Biphase microcomputer serial communication logic1982
High speed synchronization circuit1982
Digital logic for separating data and clock in Manchester-encoded data1980