Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed multiplier using carry-save/propagate pipeline with sparse carries

High speed multiplier using carry-save/propagate pipeline with sparse carries

US Patent 4228520 · Granted Oct 14, 1980

Estimated economic value: $20,363,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault tolerant system based on voting1999
Method of clocking integrated circuit chips1995
Method of clocking integrated circuit chips1995
Parallel process interposer (PPI)1995
Method of fabricating a multi-layer integrated circuit chip interposer1995
Method for replacing IC chip package interposer1995
CMOS voltage controlled ring oscillator1994
Arrangement for placing central processors and memory in a cryo cooled chamber1994
Reduced execution time convert to binary circuit1992
Chip organization for an extendable memory structure providing busless internal 1992
Improved ratio decoder for use in a non-restoring binary division circuit1991
Multilayer capacitor1989