Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for timed hardware delay for reductions in instruction fetch traffic

Methods and apparatus for timed hardware delay for reductions in instruction fetch traffic

US Patent 12505043 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-software co-designed multi-cast for in-memory computing architectures2025
Point cloud adjacency-map and hash-map accelerator2025
Maintaining contiguity of virtual to physical address mappings to exploit contig2025
Region aware delta prefetcher2025
Region aware delta prefetcher2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
De-prioritizing speculative code lines in on-chip caches2025
De-prioritizing speculative code lines in on-chip caches2025
Method and apparatus for leveraging simultaneous multithreading for bulk compute2025
Method and apparatus for leveraging simultaneous multithreading for bulk compute2025
Techniques for accelerating neural networks2025
Throttling code fetch for speculative code paths2025