Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D semiconductor memory device including inter-finger structure and interlayer insulating layers configured to absorb compressing stress

3D semiconductor memory device including inter-finger structure and interlayer insulating layers configured to absorb compressing stress

US Patent 12500172 · Granted Dec 16, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device2025
Semiconductor memory device2023
Semiconductor device2021
Semiconductor device and nonvolatile memory2021
Semiconductor memory device2021
Semiconductor device2020
Three-dimensional semiconductor memory device including slit with lateral surfac2020
Three-dimensional semiconductor memory device including slit with lateral surfac2020
Semiconductor memory device and method for manufacturing the same2019
Semiconductor memory device2019
Three-dimensional semiconductor memory device including slit with lateral surfac2018
Semiconductor memory device and method for manufacturing the same2017