Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for cache pooling and efficient usage and I/O transfer in disaggregated and multi-processor architectures via processor interconnect

System and method for cache pooling and efficient usage and I/O transfer in disaggregated and multi-processor architectures via processor interconnect

US Patent 12499046 · Granted Dec 16, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for efficient input/output transfer in network devices2025
Method and system for efficient input/output transfer in network devices2025
Method and system for efficient input/output transfer in network devices2025
Method and system for efficient input/output transfer in network devices2025
Memory allocation in a hierarchical memory system2025
Memory allocation in a hierarchical memory system2025
Snapshotting pending memory writes using non-volatile memory2025
Snapshotting pending memory writes using non-volatile memory2025
System and method for efficient execution and monitoring of machine-to-machine d2025
Entities, system and methods performed therein for handling memory operations of2024
Entities, system and methods performed therein for handling memory operations of2024
Methods and devices for controlling memory handling2024