Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device reducing i/o signal lines through i/o mapping connection and memory system including the same

Memory device reducing i/o signal lines through i/o mapping connection and memory system including the same

US Patent 12493548 · Granted Dec 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and electronic system therewith2025
Memory devices2025
Memory device, operation method of memory device, and operation method of test d2025
Memory device, operation method of memory device, and operation method of test d2025
Anode for lithium secondary battery and lithium secondary battery including the 2025
Nonvolatile memory device2025
Nonvolatile memory device with intermediate switching transistors and programmin2024
Erase method of non-volatile memory device2023
Nonvolatile memory device with capability of determining degradation of data era2023
Semiconductor device2023
Non-volatile memory2023
Semiconductor memory device including capacitor2023