Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System-level techniques for error correction in chip-to-chip interfaces

System-level techniques for error correction in chip-to-chip interfaces

US Patent 12489549 · Granted Dec 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cluster views for compute scale and cache preservation2025
Machine learning model updates to ML accelerators2025
Failure tolerant and explainable state machine driven hypergraph execution2025
Interconnect circuitry for multi-channel and multi-requester memory systems2025
Dynamic workload management optimizations using real-time execution feedback2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Extended attributes for shared page tables2025
Integrated circuit transaction redundancy2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Network-on-chip architecture for handling different data sizes2025
NoC routing in a multi-chip device2025
Chip bump interface compatible with different orientations and types of devices2025