Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System, method and apparatus for reducing power consumption of error correction coding using compacted data blocks

System, method and apparatus for reducing power consumption of error correction coding using compacted data blocks

US Patent 12481553 · Granted Nov 25, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Firmware first handling of a machine check event2025
Adaptive internal error scrubbing and error handling2025
Adaptive error correction to improve system memory reliability, availability, an2025
Cloud scale server reliability management2025
Device, system, and method to concurrently store multiple PMON counts in a singl2024
Apparatus, method, and system for collecting cold pages2024
Apparatus, method, and system for collecting cold pages2024
Serializing machine check exceptions for predictive failure analysis2023
Hardware unit for reverse translation in a processor2022
Serializing machine check exceptions for predictive failure analysis2021
Measuring per-node bandwidth within non-uniform memory access (NUMA) systems2021
Apparatus and method for vectored machine check bank reporting2020