Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dataflow architecture processor statically reconfigurable to perform N-dimensional affine transformation in parallel manner by replicating copies of input image across multiple scratchpad memories

Dataflow architecture processor statically reconfigurable to perform N-dimensional affine transformation in parallel manner by replicating copies of input image across multiple scratchpad memories

US Patent 12475524 · Granted Nov 18, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lossless tiling in convolution networks—tiling configuration between two section2025
Execution state management2025
Integrated circuit that mitigates inductive-induced voltage droop2025
Configuration file generation for fracturable data path in a coarse-grained reco2025
Lossless tiling in convolution networks—padding and re-tilling at section bounda2025
Video processing method and electronic device2025
Method and system for integrating buffer views into buffer access operations in 2025
Method and system for integrating buffer views into buffer access operations in 2025
Dataflow architecture processor statically reconfigurable to perform n-dimension2025
Dataflow architecture processor statically reconfigurable to perform n-dimension2025
Dataflow architecture processor statically reconfigurable to perform n-dimension2025
Duplication of tensors for memory allocation in a reconfigurable data processor2025