Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Diagonal memory with vertical transistors and wrap-around control lines

Diagonal memory with vertical transistors and wrap-around control lines

US Patent 12471289 · Granted Nov 11, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-agent based scrap collection and segregation robotic system for waste mana2025
Integrated circuit interconnect structures with a metal chalcogenide liner2025
Hybrid etch stop layers2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Performing distributed processing using distributed memory2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Integrated planar transistors and memory cell array architectures2025
Three-dimensional nanoribbon-based hysteretic memory2025
Integrated circuit devices with angled transistors formed based on angled wafers2025