Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gateline mask design for removing sacrificial gateline polysilicon within stair step area

Gateline mask design for removing sacrificial gateline polysilicon within stair step area

US Patent 12469714 · Granted Nov 11, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data storage method and system, and processor2025
Three-dimensional memory device and method of forming the same2025
Three-dimensional NAND memory device having word line contact with dielectric fi2025
Memory system, semiconductor device and fabrication method therefor2025
Method and structure for forming stairs in three-dimensional memory devices2025
Vertical memory devices and method of fabrication thereof2025
Three-dimensional memory devices and methods for forming the same2025
Method of fabricating a semiconductor device using laser annealing2025
Three-dimensional NAND memory device and method of forming the same2025
Three-dimensional memory and fabrication method thereof2025
Three-dimensional memory and fabrication method thereof2025
Three-dimensional NAND memory device and method that eliminate leakage currents 2025