Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reconfigurable lines in different sub-block modes in a NAND memory device

Reconfigurable lines in different sub-block modes in a NAND memory device

US Patent 12456527 · Granted Oct 28, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-place refresh techniques for non-volatile memory devices2025
In-place refresh techniques for non-volatile memory devices2025
Programming techniques to improve erase state upper tails in a memory device2025
Plane and block location dependent voltage biases in NAND memory2025
Methods to improve current consumption and read time in successive reads2025
Loop dependent bit line and read biases in a memory device2025
Generation of quick pass write biases in a memory device2025
Channel pre-charge process for memory devices using hole pre-charge operation2025
Negative word line enabled pre-boosting strategy to improve NAND program perform2025
Negative word line enabled pre-boosting strategy to improve NAND program perform2025
Data migration method and apparatus, device, distributed system and storage medi2025
Multiple and sinusoidal pulse width modulation for wireless charging2025