Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device and methods of erasure operation using different float times for string selection transistors

Memory device and methods of erasure operation using different float times for string selection transistors

US Patent 12456522 · Granted Oct 28, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication method and communication apparatus employing dynamic spectrum reso2025
Communication method and apparatus2025
Interference reporting method and apparatus2025
Erase and program operations for memory devices having multiple storage modes2025
Erase and program operations for memory devices having multiple storage modes2025
Erase operations in memory devices2025
Data transmission method and communication apparatus2025
Communication method and apparatus2025
Resource determining method and apparatus2025
Uplink power control method and apparatus2025
Method of reducing program operation time in 3D NAND memory systems2025
Memory, a memory system, and a method for operating memory2025