Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed and area-efficient parallel-write-and-read memory

High-speed and area-efficient parallel-write-and-read memory

US Patent 12451171 · Granted Oct 21, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wireless communication method, first device and second device2025
Method and apparatus for triggering TRS activation, terminal device, and network2025
Display apparatus including a low brightness area2025
Data transmission method and related device2025
Control information transmission method and apparatus, and terminal device2025
Method and apparatus for determining transmission resource, and communication de2025
Memory with bitcell power boosting2024
Memory with bitcell power boosting2024
Memory with double redundancy2024
Memory with double redundancy2024
Memory with a sense amplifier isolation scheme for enhancing memory read bandwid2024
Memory with a sense amplifier isolation scheme for enhancing memory read bandwid2024