Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid clocking scheme for SERDES physical layer circuits

Hybrid clocking scheme for SERDES physical layer circuits

US Patent 12436558 · Granted Oct 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge-pump-based current-mode neuron for machine learning2025
Quadrature duty cycle correction circuit2025
Programmable self-biasing inverter for correcting duty cycle distortion2025
Reconfigurable transmit digital-to-analog converter (DAC) circuit2025
Digital-to-analog converter (DAC) with dynamic stacked cascode switches2025
Low power auto-scalable differential predriver2025
Wideband current-mode low-pass filter circuits2024
Common-mode current removal schemes for digital-to-analog converters2024
Resistor network with adaptive resistance for digital-to-analog converter (DAC)2024
Clock driver for time-interleaved digital-to-analog converter2024
Adaptive switch biasing scheme for digital-to-analog converter (DAC) performance2023
Return-to-zero (RZ) digital-to-analog converter (DAC) for image cancellation2023