Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of preparing semiconductor structure having low dielectric constant layer

Method of preparing semiconductor structure having low dielectric constant layer

US Patent 12432899 · Granted Sep 30, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of preparing semiconductor structure having low dielectric constant layer2025
Partial sacrificial dummy gate with CMOS device with high-k metal gate2017
Self aligned embedded gate carbon transistors2016
Partial sacrificial dummy gate with CMOS device with high-k metal gate2016
Magnetic shift register memory device2016
Self aligned embedded gate carbon transistors2015
Self aligned embedded gate carbon transistors2015
Partial sacrificial dummy gate with CMOS device with high-k metal gate2015
Stacked carbon-based FETs2015
Stacked carbon-based FETs2015
Transistor employing vertically stacked self-aligned carbon nanotubes2014
Transistor employing vertically stacked self-aligned carbon nanotubes2014