Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address translation circuitry and method for performing address translations based on page table level size information

Address translation circuitry and method for performing address translations based on page table level size information

US Patent 12423245 · Granted Sep 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache-line retention hint information for conditional write instruction2025
Integrity tree for memory security2025
Branch prediction using hypervectors2025
Branch prediction using hypervectors2025
Apparatus and method of controlling access to data stored in a non-trusted memor2025
Technique for providing a trusted execution environment2024
Caching address translation information2024
Dynamic adjustment of memory for storing protection metadata2024
Page table structure2024
Memory protection using cached partial hash values2024
Message passing circuitry and method2024
Partial-address-translation-invalidation request2023