Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce register access latency in split-die SoC designs

Method to reduce register access latency in split-die SoC designs

US Patent 12411689 · Granted Sep 9, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interleaving of heterogeneous memory targets2025
Flexible provisioning of coherent memory address decoders in hardware2025
Cluster identifier remapping for asymmetric topologies2025
Cluster identifier remapping for asymmetric topologies2025
Dynamic configuration of input/output controller access lanes2024
System and method for granular reset management without reboot2024
Power management based on real time platform power sensing2024
Link affinitization to reduce transfer latency2024
Circuitry and methods for spatially unique and location independent persistent m2024
Platform controller hub (PCH) chipsets in platforms as extended IO expander(s)2024
Platform controller hub (PCH) chipsets in platforms as extended IO expander(s)2024
Accessing a memory using index offset information2024