Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware unit for performing matrix multiplication with clock gating

Hardware unit for performing matrix multiplication with clock gating

US Patent 12405804 · Granted Sep 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Activation functions for deep neural networks2025
Neural network architecture using single plane filters2024
Neural network architecture using convolution engines2024
Neural network architecture using control logic determining convolution operatio2024
Neural network architecture using convolution engine filter weight buffers2023
Neural network architecture using single plane filters2023
Neural network architecture using convolution engines2023
Neural network architecture using control logic determining convolution operatio2023
Method and apparatus for implementing a deep neural network performing an activa2022
Hardware unit for performing matrix multiplication with clock gating2022
Hardware unit for performing matrix multiplication with clock gating2022
Neural network architecture using convolution engine filter weight buffers2021