Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having shield layer between peripheral circuit and cell array structures

Semiconductor memory device having shield layer between peripheral circuit and cell array structures

US Patent 12402301 · Granted Aug 26, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices having vertical channel transistor structures and methods 2025
Semiconductor memory device including symmetrical channel patterns and wordlines2025
Semiconductor memory device including symmetrical channel patterns and wordlines2025
Semiconductor memory device2025
Semiconductor memory device2025
Semiconductor memory device2025
Semiconductor memory device2025
Semiconductor memory device2025
Semiconductor memory device having a confinement layer with a two-dimensional el2025
Semiconductor memory device having a confinement layer with a two-dimensional el2025
Semiconductor memory device having a confinement layer with a two-dimensional el2025
Semiconductor memory device having a confinement layer with a two-dimensional el2025