Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device provided with dram memory circuits arranged in such a way as to minimize the size of a memory block allowing management of the row-hammering

Memory device provided with dram memory circuits arranged in such a way as to minimize the size of a memory block allowing management of the row-hammering

US Patent 12400700 · Granted Aug 26, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for bypassing the internal cache of an advanced DRAM memory 2022
Method and circuit for protecting a DRAM memory device from the row hammer effec2022
Row hammer correction logic for dram with integrated processor2021
Computing device within memory processing and narrow data ports2021
Method and circuit for protecting a DRAM memory device from the row hammer effec2021
Combined instruction for addition and checking of terminals2020
Memory circuit with integrated processor2019
Illumination device with selective incapacitating power2016
Methods and systems for CPU virtualization by maintaining a plurality of virtual2013
Optimised storage addressing method2011
Optical clock recovery device for recovering the clock from an optical signal2007
Method for adjusting time delays and device for synchronization of channels in a2007