Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Atomic instruction set and architecture with bus arbitration locking

Atomic instruction set and architecture with bus arbitration locking

US Patent 12393429 · Granted Aug 19, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Override mechanism for PWM operation2025
Device and methods for functional descriptor-based DMA controller2025
Artificial reality system having a sliding menu2025
System and method for configuring coordinated PWM generators2025
Systems and methods for managing interrupt priority levels2025
Programmable fault violation filter2025
System and methods for ramp control2025
Automatic assignment of device debug communication pins2025
Biological fluid collection device2025
Detecting input in artificial reality systems based on a pinch and pull gesture2024
Multibit shift instruction2024
Vector fetch bus error handling2024