Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing an interconnection structure for a semiconductor device having a spacer separating first and second conductive lines

US Patent 12381116 · Granted Aug 5, 2025

Assignee

Inventors

View full patent text on Google Patents →