Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device containing dual-depth drain-select-level isolation structures and methods for forming the same

Three-dimensional memory device containing dual-depth drain-select-level isolation structures and methods for forming the same

US Patent 12369319 · Granted Jul 22, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with multilevel drain-select electrodes and meth2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device with backside support pillar structures and meth2025
Three-dimensional memory device with orthogonal memory opening and support openi2025
Method of forming a stepped surface in a three-dimensional memory device and str2024
Three-dimensional memory device with backside support pillar structures and meth2023
Three-dimensional memory device with hybrid staircase structure and methods of f2023
Electrical overlay measurement methods and structures for wafer-to-wafer bonding2023
Three-dimensional memory device including stairless word line contact structures2022
Three-dimensional memory device including stairless word line contact structures2022
Three-dimensional memory array including self-aligned dielectric pillar structur2021
Three-dimensional memory array including self-aligned dielectric pillar structur2020