Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partitioned non-volatile memory (NVM) having a normal read bus and a verify read bus

Partitioned non-volatile memory (NVM) having a normal read bus and a verify read bus

US Patent 12333150 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with one-time programmable (OTP) cells2025
Magnetoresistive random access memory (MRAM) with end of life margin sensor2024
Testing disruptive memories2024
Testing disruptive memories2024
Column repair in a memory system using a repair cache2024
Column repair in a memory system using a repair cache2024
Column repair in a memory system using a repair cache2024
Column repair in a memory system using a repair cache2024
Memory read circuitry with a flipped voltage follower2023
Agile time-continuous memory operation for a radio frequency identification tran2023
Non-volatile memory having write detect circuitry2022
Memory with one-time programmable (OTP) cells and reading operations thereof2022