Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-posted write transactions for a computer bus

Non-posted write transactions for a computer bus

US Patent 12332813 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User-level interrupts in virtual machines2025
User-level interrupts in virtual machines2025
Two-stage cache partitioning2025
Circuits and methods for coherent writing to host systems2025
System, method, apparatus and architecture for dynamically configuring device fa2025
Scalable access control checking for cross-address-space data movement2025
Method and apparatus for high-performance page-fault handling for multi-tenant s2025
Computing device with independently coherent nodes2025
User-level interprocessor interrupts2025
Secure stream protocol for serial interconnect2025
Interconnect network for multi-tile system on chips2025
Securely exposing an accelerator to privileged system components2025