Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power optimization based upon host exit latency

Low power optimization based upon host exit latency

US Patent 12332720 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive tuning of memory device clock rates based on usage workloads2025
Selective scanning of overlap-table in storage memories2025
Converting DIX to DIF using HMB buffer management2025
Secured failover access through data storage device side channels2025
System and method for flexible emergency power fail management for multiple pers2025
Thin provisioning L2P resource sharing2025
Pipeline optimization in low power mode using PMR2025
PHY lanes disabling for power efficiency2025
Write completion pacing for unbalanced command length2025
Bandwidth averaging in a stochastic system2025
Key-per-IO multiple tenant isolation2025
NVMe copy command acceleration2025