Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-partition, multi-domain system-on-chip joint test action group (JTAG) debug control architecture and method

Multi-partition, multi-domain system-on-chip joint test action group (JTAG) debug control architecture and method

US Patent 12326474 · Granted Jun 10, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on chip with pre-exemption interrupts for partition execution control2025
Control channel architecture2024
Remap address space controller2024
Portable microkernel operating system verification and testing1999
Method for rapidly processing floating-point operations which involve exceptions1994