Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Step-stacked nanowire CMOS structure for low power logic device and method of manufacturing the same

Step-stacked nanowire CMOS structure for low power logic device and method of manufacturing the same

US Patent 12317588 · Granted May 27, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bipolar junction transistors and P-N junction diodes including stacked nano-semi2025
Semiconductor device having hybrid channel structure2025
Three-dimensional semiconductor device having vertical misalignment2025
Semiconductor device including interconnect structure with metal bridge pattern 2025
Integrated circuit devices including stacked field effect transistors and method2025
Semiconductor device including backside contact structure with silicide layer fo2025
Integrated circuit devices including a vertical field-effect transistor and meth2025
Limited lateral growth of S/D epi by outer dielectric layer in 3-dimensional sta2025
Limited lateral growth of S/D epi by outer dielectric layer in 3-dimensional sta2025
Stacked transistors having an isolation region therebetween and a common gate el2025
Stacked transistors having an isolation region therebetween and a common gate el2025
Stacked transistors having an isolation region therebetween and a common gate el2025