Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory address bus protection for increased resilience against hardware replay attacks and memory access pattern leakage

Memory address bus protection for increased resilience against hardware replay attacks and memory access pattern leakage

US Patent 12314460 · Granted May 27, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cryptographic computing with context information for transient side channel secu2025
Memory assisted incline encryption/decryption2025
System, apparatus and method for integrity protecting tenant workloads in a mult2025
Secure stream protocol for serial interconnect2025
Dynamic hardware integrity and/or replay protection2025
Multi-key cryptographic memory protection2025
Technologies for filtering memory access transactions received from one or more 2025
Technologies for memory replay prevention using compressive encryption2025
Encryption interface2025
Cryptographic computing in multitenant environments2025
Seamless access to trusted domain protected memory by virtual machine manager us2025
Apparatus and method for role-based register protection for TDX-IO2025