Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Continuously changing system clock in a packet processing module based on load determined by deterministic feedback signals

Continuously changing system clock in a packet processing module based on load determined by deterministic feedback signals

US Patent 12294639 · Granted May 6, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuously changing system clock in a packet processing module based on load2025
Pipelining a binary search algorithm of a sorted table2025
Pointer sharing in QDMA transactions2025
Increasing random access bandwidth of a DDR memory in a counter application2023
Reducing resource requirements for high-frequency counter arrays2021
Flexible smart sleeve systems and methods for pluggable transceivers2016
Counter management algorithm systems and methods for high bandwidth systems2014
High performance network adapter (HPNA)2010