Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of the thermal performance of the 3D ICs utilizing the integrated chip-size double-layer or multi-layer microchannels

Optimization of the thermal performance of the 3D ICs utilizing the integrated chip-size double-layer or multi-layer microchannels

US Patent 12293957 · Granted May 6, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heat transfer enhancement for three-dimensional integrated circuit chips2025
Thermal management of three-dimensional integrated circuits2025
Optimization of the thermal performance of the 3D ICs utilizing the integrated c2024
Optimization of the thermal performance of the 3D ICs utilizing the integrated c2024
Thermal management of three-dimensional integrated circuits2024
Thermal management of three-dimensional integrated circuits2023
Method and system for thermal stimulation of targeted neural circuits for neurod2021
Rapid microfluidic thermal cycler for nucleic acid amplification2015
Minimizing flow disturbances in fluidic cells utilizing soft seals2014
Enhancing insulating properties at higher temperature utilizing soft seals2014
Control of flow rate and thermal conditions using two-layered thin films separat2014
Cooling enhancements in thin films using flexible complex seal due to temperatur2014