Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor core simulator including trace-based coherent cache driven memory traffic generator

Processor core simulator including trace-based coherent cache driven memory traffic generator

US Patent 12293137 · Granted May 6, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for translating virtual addresses in a virtual memory based 2024
Multi-table instruction prefetch unit for microprocessor2024
Prefetch unit filter for microprocessor2024
Augmenting cache replacement operations2024
Miss-driven instruction prefetching2023
Fast cache tracking to support aggressive prefetching2023
Translation bandwidth optimized prefetching strategy through multiple translatio2023
Translating virtual addresses in a virtual memory based system2023
Link stack based instruction prefetch augmentation2023
Linked miss-to-miss instruction prefetcher2023
Prefetch store preallocation in an effective address-based cache directory2022
Prefetch filter table for storing moderately-confident entries evicted from a hi2022