Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NAND sensing circuit and technique for read-disturb mitigation

NAND sensing circuit and technique for read-disturb mitigation

US Patent 12266406 · Granted Apr 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell sensing circuit with adjusted bias from pre-boost operation2025
Program verify process having placement aware pre-program verify (PPV) bucket si2025
Dynamic detection and dynamic adjustment of sub-threshold swing in a memory cell2025
Modulation of source voltage in NAND-flash array read2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Method and apparatus to mitigate hot electron read disturbs in 3D NAND devices2022
Device, system, and method to verify data programming of a multi-level cell memo2021
Program verify technique for non-volatile memory2020