Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for mitigation of droop timing errors including a droop detector and dual mode logic

Method for mitigation of droop timing errors including a droop detector and dual mode logic

US Patent 12261600 · Granted Mar 25, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to utilize mismatch size to produce additional stable bit in tilting PUF2024
Method to utilize mismatch size to produce additional stable bit in tilting PUF2024
Differential source follower with current steering devices2023
Secured memory2023
Differential source follower with current steering devices2022
Information redistribution to reduce side channel leakage2022
Fin-FET gain cells2021
Miniaturized digital temperature sensor2021
Process monitor circuitry with measurement capability2021
Pseudo-asynchronous digital circuit design2021
Ring oscillator temperature sensor2021
Detecting unreliable bits in transistor circuitry2021