Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical hybrid network on chip architecture for compute-in-memory probabilistic machine learning accelerator

Hierarchical hybrid network on chip architecture for compute-in-memory probabilistic machine learning accelerator

US Patent 12254399 · Granted Mar 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for signal processing2025
Methods and devices for signal processing2025
Wireless device and methods for dynamic channel coding2025
Analog forward error correction2025
Analog forward error correction2025
Analog forward error correction2025
Techniques for analog multibit data representation for in-memory computing2024
Techniques for analog multibit data representation for in-memory computing2024
Techniques for analog multibit data representation for in-memory computing2024
Device, method and system to selectively provide a mode of random number generat2024
Device, method and system to selectively provide a mode of random number generat2024
Bayesian neural network and methods and apparatus to operate the same2024