Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same

Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same

US Patent 12250832 · Granted Mar 11, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device structure and method for preparing the same2025
Control of unsaturation in polymers produced in solution process2025
High productivity polymerization with aryloxy ether ligand catalyst2025
Semiconductor device structure and method for preparing the same2025
Organometallic complex, olefin polymerization catalyst system and polymerization2025
Method for preparing semiconductor device structure using nitrogen-containing pa2025
Phosphinimide catalysts for olefin polymerization2024
Bis-phosphinimide catalysts for olefin polymerization2024
Organometallic complex, olefin polymerization catalyst system and polymerization2024
Semiconductor device with air gap between conductive features2023
Method for preparing semiconductor device structure with fine patterns at differ2023
Semiconductor memory structure having drain stressor, source stressor and buried2023