Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling memory module clock buffer power in a system with dual memory clocks per memory module

Controlling memory module clock buffer power in a system with dual memory clocks per memory module

US Patent 12230360 · Granted Feb 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing power states of an information handling system2025
Detecting motherboard power switch defects and LCD cable shorts2025
System power reduction for DDR5 information handling systems2025
Compact electronic device with a top heat spreader2025
Memory disaggregation in a multi-node environment2025
System and method for managing access to information regarding operation of hard2025
System and method of detecting tampering of an information handling system2025
Memory module connection interface for power delivery2025
Power reduction in a clock buffer of a memory module based upon memory module to2025
Power reduction in a clock buffer of a memory module based upon memory module to2025
Power reduction in a clock buffer of a memory module based upon memory module sp2025
Power reduction in a clock buffer of a memory module based upon memory module sp2025