Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detection, prediction and handling techniques for system-in-package memory architectures

Error detection, prediction and handling techniques for system-in-package memory architectures

US Patent 12216537 · Granted Feb 4, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coordinated in-module RAS features for synchronous DDR compatible memory2025
Hybrid memory management systems and methods with in-storage processing and attr2025
High bandwidth memory system2025
High bandwidth memory system2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Two-dimensional processing array with a vertically stacked memory tile array2025
Programmable access engine architecture for graph neural network and graph appli2025
Programmable access engine architecture for graph neural network and graph appli2025
Programmable access engine architecture for graph neural network and graph appli2025
Scaling out architecture for dram-based processing unit (DPU)2025
Scaling out architecture for dram-based processing unit (DPU)2025