Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Random function selection and insertion during compilation for post-silicon validation

Random function selection and insertion during compilation for post-silicon validation

US Patent 12203986 · Granted Jan 21, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Random instruction-side stressing in post-silicon validation2025
Validating address space context switches by loading an alternative address spac2024
Validating address space context switches by loading an alternative address spac2024
Testing of hardware queue systems using on device test generation2024
Compiler-based code generation for post-silicon validation2023
Testing address translation cache2022
Recoverable exceptions generation and handling for post-silicon validation2022
Partial-results post-silicon hardware exerciser2021
Utilizing translation tables for testing processors2021
Automatically introducing register dependencies to tests2021
Validating microprocessor performance2021
Method and apparatus for test generation2021