Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verification of hardware design for an integrated circuit that implements a function that is polynomial in one or more sub-functions

Verification of hardware design for an integrated circuit that implements a function that is polynomial in one or more sub-functions

US Patent 12190035 · Granted Jan 7, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verification of hardware design for data transformation component2025
Method and system for verifying a sorter2025
Apparatus and method for processing floating-point numbers2025
Verification of hardware design for integrated circuit implementing polynomial i2025
Verification of hardware design for data transformation component2024
Float division by constant integer2024
System and method for rounding reciprocal square root results of input floating 2023
Apparatus and method for processing floating-point numbers2023
Verification of hardware design for component that evaluates an algebraic expres2023
Verification of hardware design for component that evaluates an algebraic expres2023
Method and system for verifying a sorter2023
Verification of hardware design for integrated circuit implementing polynomial i2023