Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to perform CML-to-CMOS deserialization

Methods and apparatus to perform CML-to-CMOS deserialization

US Patent 12184279 · Granted Dec 31, 2024

Estimated economic value: $31,735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver with pre-cursor intersymbol interference mitigation2025
Equalization adaptation engine assisted baseline wander correction of data2025
Error sampler circuit2024
Error sampler circuit2024
Error sampler circuit2024
Methods and apparatus to perform CML-to-CMOS deserialization2024
Methods and apparatus to perform CML-to-CMOS deserialization2024
Methods and apparatus to perform CML-to-CMOS deserialization2024
Sample-and-hold-based retimer supporting link training2023
Coarse equalizer adaptation and rate detection for high-speed retimers2023
Error sampler circuit2023
Error sampler circuit2023