Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked structure for CMOS image sensors including through-substrate-via contacting negative bias circuit

Stacked structure for CMOS image sensors including through-substrate-via contacting negative bias circuit

US Patent 12176370 · Granted Dec 24, 2024

Estimated economic value: $21,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device including germanium region disposed in semiconductor substr2025
Bimetallic monatomic nano-enzyme electrochemical sensor, and preparation method 2025
Image sensor having an improved structure for small pixel designs2025
Stacked structure for CMOS image sensors2025
Stacked structure for CMOS image sensors2025
Stacked structure for CMOS image sensors2025
Stacked structure for CMOS image sensors2025
Stacked integrated circuits with redistribution lines2025
Stacked integrated circuits with redistribution lines2025
3DIC interconnect apparatus and method2025
Control chip and control method thereof2025
Array substrate and manufacturing method therefor, electronic paper display appa2025