Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical mantissa bit length selection for hardware implementation of deep neural network

Hierarchical mantissa bit length selection for hardware implementation of deep neural network

US Patent 12175349 · Granted Dec 24, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network comprising matrix multiplication2025
Neural network comprising matrix multiplication2025
Training a machine learning algorithm to perform motion estimation of objects in2025
Training a neural network2025
Indexing elements in a source array2025
Convolutional neural network hardware configuration2025
Hardware implementation of windowed operations in three or more dimensions2025
Hardware implementation of windowed operations in three or more dimensions2025
Rendering an image of a 3-D scene using guided image filtering2025
Methods and systems for implementing a convolution transpose layer of a neural n2024
Methods and systems for implementing a convolution transpose layer of a neural n2024
Hardware implementation of a deep neural network with variable output data forma2024