Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Last level cache access during non-Cstate self refresh

Last level cache access during non-Cstate self refresh

US Patent 12174747 · Granted Dec 24, 2024

Estimated economic value: $224,709,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Arbitrated interrupt steering in heterogeneous processors2025
Memory power performance state optimization during image display2025
Method of task transition between heterogenous processors2025
Reduced mesh lane routing2025
On-demand regulation of memory bandwidth utilization to service requirements of 2025
Low power memory state during non-idle processor state2025
Low power memory state during non-idle processor state2025
Low power memory state during non-idle processor state2025
Mechanism for performing distributed power management of a multi-GPU system by p2025
System-wide low power management2025
Dynamically controlled cache rinsing2025
Scheduling training of an inter-chiplet interface2025